1

METHOD OF FABRICATING A HIGH-VOLTAGE TRANSISTOR WITH AN EXTENDED DRAIN STRUCTURE

RELATED APPLICATIONS

This application is a continuation of application Ser. No. 10/722,792 filed Nov. 25, 2003, now U.S. Pat. No. 6,838, 346 which is a continuation of application Ser. No. 10/278, 551 filed Oct. 22, 2002, now U.S. Pat. No. 6,750,105, which 10 is a division of application Ser. No. 09/948,879 filed Sep. 7, 2001, now U.S. Pat. No. 6,635,544, and is also related to application Ser. No. 10/278,432 filed Oct. 22, 2002, now U.S. Pat. No. 6,667,213, which applications are assigned to the assignee of the present application.

FIELD OF THE INVENTION

The present invention relates to semiconductor devices fabricated in a silicon substrate. More specifically, the 20 present invention relates to field-effect semiconductor transistor structures capable of withstanding high voltages.

BACKGROUND OF THE INVENTION

High-voltage, field-effect transistors (HVFETs) are well known in the semiconductor arts. Most often, HVFETs comprise a device structure that includes an extended drain region that supports the applied high-voltage when the device is in the "off" state. HVFETs of this type are 30 commonly used in power conversion applications such as AC/DC converters for offline power supplies, motor controls, and so on. These devices can be switched at high voltages and achieve a high blocking voltage in the off state while minimizing the resistance to current flow in the "on" 35 state. The blocking or breakdown voltage is generally denoted as Vbd. The acronym Rsp refers to the product of the resistance and surface area, and is generally used to describe the on-state performance of the device. An example of a prior art HVFET having an extended drain region with 40 a top layer of a conductivity type opposite that of the extended drain region is found in U.S. Pat. No. 4,811,075.

In a conventional HVFET the extended drain region is usually lightly doped to support high voltages applied to the drain when the device is off. The length of the extended 45 drain region is also increased to spread the electric field over a larger area so the device can sustain higher voltages. However, when the device is on (i.e., conducting) current flows through the extended drain region. The combined decrease in doping and increase in length of the extended 50 drain region therefore have the deleterious effect on the on-state performance of the device, as both cause an increase in on-state resistance. In other words, conventional highvoltage FET designs are characterized by a trade-off between Vbd and Rsp.

To provide a quantitative example, a typical prior art vertical HVFET (NMOS-type) may have a Vbd of 600V with a Rsp of about 16 ohm-mm². Increasing the length of the extended drain would affect device performance by increasing Vbd beyond 600V at the expense of a higher Rsp 60 value. Conversely, reducing the length of the extended drain would improve the on-state resistance to a value below 16 ohm-mm², but such a change in the device structure would also cause Vbd to be reduced to less than 600V.

with a low Rsp value is disclosed in U.S. Pat. Nos. 4,754, 310, 5,438,215, and also in the article entitled, "Theory of 2

Semiconductor Superjunction Devices" by T. Fujihira, Jpn. J. Appl. Phys., Vol. 36, pp. 6254-6262, October 1977. In this device structure the extended drain region comprises alternating layers of semiconductor material having opposite conductivity types, e.g., PNPNP As high voltage is applied to the layers of one conductivity type, all of the layers are mutually depleted of charge carriers. This permits a high Vbd at much higher conducting layer doping concentrations as compared to single layer devices. The higher doping concentrations, of course, advantageously lower the Rsp of the transistor device. For example, in the article entitled, "A new generation of high voltage MOSFETs breaks the limit line of silicon" by G. Deboy et al., IEDM tech. Digest, pp. 683-685,1998, the authors report a vertical NMOS device with a Vbd of 600V and a Rsp of about 4 $ohm-mm^2$.

Another approach to the problem of achieving highvoltage capability is disclosed in the paper, "Realization of High Breakdown Voltage in Thin SOI Devices" by S. Merchant et al., Proc. Intl. Symp. on Power Devices and ICs, pp. 31-35,1991. This paper teaches an extended drain region that comprises a thin layer of silicon situated on top of a buried oxide layer disposed on top of a semiconductor substrate. In operation, the underlying silicon substrate depletes charge from the thin silicon layer at high voltages. The authors claim that high values of Vbd are obtained as long as the top silicon layer is sufficiently thin and the buried oxide layer is sufficiently thick. For instance, a lateral NMOS device with Vbd of 600V and Rsp of about 8 ohm-mm² is obtained using this approach.

Other background references of possible interest to those skilled in the art include U.S. Pat. Nos. 6,184,555, 6,191, 447, 6,075,259, 5,998,833, 5,637,898, International Application No. PCT/IB98/02060 (International Publication No. WO 99/34449), and the article, "High Performance 600V Smart Power Technology Based on Thin Layer Silicon-on-Insulator" by T. Letavic et al., Proc. ISPSD, pp. 49-52, 1997.

Although the device structures described above achieve high Vbd with relatively low on-state resistance as compared to earlier designs, there is still an unsatisfied need for a high-voltage transistor structure that can support still higher voltages while achieving a much lower on-state resistance.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not limitation, in the figures of the accompanying drawings, wherein:

FIG. 1 is a cross-sectional side view of a vertical highvoltage, field-effect transistor (HVFET) device structure in accordance with one embodiment of the present invention.

FIG. 2 is a cross-sectional side view of one embodiment of a lateral HVFET fabricated in accordance with the present

FIG. 3A is a top view of lateral HVFET fabricated in accordance with another embodiment of the present inven-

FIG. 3B is a cross-sectional side view of the lateral HVFET shown in FIG. 3A, taken along cut lines A-A'.

FIG. 4 is a cross-sectional side view of another embodiment of a vertical HVFET device structure fabricated according to the present invention.

FIGS. 5A-5K are cross-sectional side views of a vertical A device structure for supporting higher Vbd voltages 65 HVFET device structure taken at various stages in a fabrication process in accordance with yet another embodiment of the present invention.